



Rockwell
International

instructions

Collins Telecommunications Products Division

523-0767949-002211
2nd Edition, 1 June 1978

Parallel Input (635-0751-001, -002)

Printed in USA

Parallel Input
(635-0751-001, -002)

1. DESCRIPTION

Parallel Input 635-0751-001, -002, shown in figure 1, is a 2-layer planar card with a 130-pin (2 layers, 65 pins each) edge-on connector. All test points are mounted at the top edge of the card for easy access with the card installed in the unit.

2. PRINCIPLES OF OPERATION


2.1 General

The parallel input card consists of two primary circuits: sixteen 8-channel multiplexers, and five gate generators. Each multiplexer receives up to eight inputs developed by the unit front panel controls. Address bits, from the serial interface card, select individual inputs for transfer to the single output from the multiplexer. These address bits are developed from word gate signals produced by the gate generator circuits.

2.2 Multiplexers

The multiplexers are integrated circuits functioning as 8-channel data selectors. (Refer to figure 2 for a block diagram and truth table of the component.) Note, from reference to the schematic diagram, figure 5, that the circuit arrangement is two sections of eight multiplexers each. The MX8 input selects the active section. When at a logic 1 level, the disable input of the multiplexer keeps the output at a high impedance. A logic 0 input allows the output to be developed from the eight input lines. Inverter U10F keeps one section disabled while the other is enabled.


The MX1, MX2, and MX4 inputs, applied simultaneously to all multiplexers, controls which of the eight input signals to each multiplexer is coupled to the output line. (Refer to the truth table of figure 2.) The resulting output signals from the eight multiplexers are eight data bits of the control word for



TP5-2312-017

Parallel Input
Figure 1

NOTICE: This section replaces first edition dated 1 June 1977.



TP5-2026-011

*8-Channel Data Selector MC14512
Figure 2*

the unit under control. These data bits are coupled to the serial interface card for parallel-to-serial conversion, word formation, and application to the control bus.

2.3 Gate Generators

When a front panel control is switched to a different position, a gate signal is developed by one of five gate generators. Each of these generator circuits is two multivibrators that develop a single output pulse. The output is a word or address gate signal applied to the serial interface card.

The two multivibrators are connected in series. (Refer to the schematic diagram, figure 5.) An input pulse to the first multivibrator causes an output pulse from that multivibrator of about 0.1 second width.

The output pulse from the first multivibrator is the input to the second multivibrator. The second circuit does not trigger until the end (1-to-0 transition) of the first output pulse. This delay gives time for switch settling into the final position selected.

The output from the second multivibrator is a 0.1-millisecond pulse for the word gates and a 10-microsecond pulse for the address gate. Figure 3 shows a block diagram and timing waveforms for the multivibrators used in the word and address gate generator circuits.

3. TESTING/TROUBLESHOOTING PROCEDURES


3.1 Test Equipment and Power Requirements

Test equipment and power sources required to test, troubleshoot, and repair the parallel input are listed in the maintenance section of this instruction book.

3.2 Testing

The test procedures in table 1 check total performance of the parallel input. These test procedures permit isolation of a fault to a specific component or circuit when the results are used with the schematic to circuit trace the fault.


BLOCK DIAGRAM




A INPUT TERMINAL CLOCKS ON 0-TO-1 TRANSITION.

B INPUT TERMINAL CLOCKS ON 1-TO-0 TRANSITION.

C_D (RESET) TERMINAL, WHEN SWITCHED TO LOGIC 0, IMMEDIATELY TERMINATES OUTPUT PULSE.



R_X AND C_X ARE EXTERNAL COMPONENTS.



TP5-2299-011

Dual Monostable Multivibrator CD4098BE
Figure 3

Table 1. Parallel Input, Testing and Troubleshooting Procedures.

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
<p>1. Setup</p>	<p style="text-align: center;">Note</p> <p>These testing and troubleshooting procedures are based on using a control unit and an associated local unit. The most effective method of testing and troubleshooting is obtained by installing the questionable parallel input in the control unit.</p> <p>During these tests when a control unit is referred to it is a receiver-exciter control, an exciter control, or a receiver control. When a local unit is referred to it is a receiver-exciter, an exciter, or a receiver.</p> <p>a. Remove top cover of unit containing parallel input to be tested.</p> <p>b. Remove parallel input. Install it on an extender card and place it in the control unit.</p> <p>c. Set control unit and local unit LINE SELECTOR switches to 115 V.</p> <p>d. Connect control unit and local unit to 115-V ac power source and set power on.</p> <p>e. Measure dc voltages, on the card under test, between the following pins and ground (TP1, brown):</p> <p style="margin-left: 20px;">P1-45 P1-65 P1-114</p> <p>f. Strap local unit for address 0.</p> <p>g. Connect local unit to control unit.</p>	<p>+15 ±1.0 V dc. +5 ±0.5 V dc. -15 ±1.0 V dc.</p>	
<p>2. Word and address gates</p> <p>(Cont)</p>	<p>a. Connect oscilloscope to TP2 (red).</p> <p>b. Set control unit KEY switch to LOCK and note oscilloscope.</p> <p>c. Set control unit KEY switch to NORM and note oscilloscope.</p> <p>d. Connect oscilloscope to TP3 (orange).</p> <p>e. Set control unit PA PWR switch to STBY and note oscilloscope.</p> <p>f. Set control unit PA PWR switch to OFF and note oscilloscope.</p> <p>g. Connect oscilloscope to TP4 (yellow).</p>	<p>A logic level 1, 100-μs (nominal) pulse.</p> <p>Same as step b.</p> <p>A logic level 1, 100-μs (nominal) pulse.</p> <p>Same as step e.</p>	<p>Check U2A, U2B, and associated circuit.</p> <p>Same as step b.</p> <p>Check U3A, U3B, and associated circuit.</p> <p>Same as step e.</p>

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL
2. Word and address gates (Cont)	h. Rotate each control unit FREQUENCY KHZ thumb wheel and note oscilloscope when changing positions.	A logic level 1, 100- μ s (nominal) pulse.	Check U1A, U1B, and associated circuit.
	i. Connect oscilloscope to TP5 (green).		
	j. Set control unit MODE switch to each mode position and note oscilloscope when changing positions.	A logic level 1, 100- μ s (nominal) pulse.	Check U5A, U5B, and associated circuit.
	k. Connect oscilloscope to P1-88.		
	l. Rotate control unit ADDRESS switch and note oscilloscope when changing positions.	A logic level 1, 100- μ s (nominal) pulse.	Check U4A, U4B, and associated circuit.
	m. Connect +5-V dc input to P1-66.		
	n. Check voltage levels at:		
	TP2	NLT +4.0 V dc.	Check CR1.
	TP3	NLT +4.0 V dc.	Check CR2.
	TP4	NLT +4.0 V dc.	Check CR4.
	TP5	NLT +4.0 V dc.	Check CR3.
	o. Remove +5 V dc from P1-66.		

Note


Tests 3 through 18 are output tests. During all of these tests serial interface card A13 is removed from unit under test and mux inputs are strapped according to word and character being tested. To strap a logic 1 input, connect a 4700- Ω resistor in series between the mux input pin and +5 V dc. To strap a logic 0 input, connect directly from the mux input pin to ground. See following chart and figure for mux input/output strapping and setup requirements. Where front-panel controls are shown, these controls may be used to apply the appropriate inputs. If they are not used their associated front-panel connector must be disconnected.

MUX CONTROL LINES INPUT STRAPPING				*OUTPUTS PRESENTED BY PARALLEL INPUT CARD									
				WORD NO	CHARACTER NO	OUTPUT BIT NO							
MX8	MX4	MX2	MX1			1	2	3	4	5	6	7	8
P1-93	P1-90	P1-25	P1-27			P1-26	P1-28	P1-29	P1-94	P1-30	P1-31	P1-96	P1-104
0	0	0	0	1	2	P1-62	P1-127	P1-63	P1-128	P1-64	P1-129	P1-38	P1-103
0	0	0	1	1	3	P1-58	P1-123	P1-59	P1-124	P1-60	P1-125	P1-61	P1-126
0	0	1	0	1	4	P1-54	P1-119	P1-55	P1-120	P1-56	P1-121	P1-57	P1-122
0	0	1	1	1	5	P1-50	P1-115	P1-51	P1-116	P1-52	P1-117	P1-53	P1-118
0	1	0	0	2	2	P1-87	P1-10	P1-75	P1-11	P1-76	NA	NA	NA
0	1	0	1	2	3	P1-20	P1-19	P1-85	P1-84	P1-37	P1-106	P1-41	NA

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST				PROCEDURE		NORMAL INDICATION		IF INDICATION IS ABNORMAL					
MUX CONTROL LINES INPUT STRAPPING				*OUTPUTS PRESENTED BY PARALLEL INPUT CARD									
MX8	MX4	MX2	MX1	WORD NO	CHARACTER NO	OUTPUT BIT NO							
P1-93	P1-90	P1-25	P1-27			1	2	3	4	5	6	7	8
0	1	1	0	2	4	P1-32	P1-97	P1-33	P1-98	P1-34	P1-35	P1-99	P1-100
0	1	1	1	2	5	P1-21	P1-91	P1-92	P1-74	P1-9	P1-72	P1-8	P1-73
1	0	0	0	3	2	P1-112	P1-47	P1-113	P1-48	P1-107	NA	NA	NA
1	0	0	1	3	3	P1-42	P1-108	P1-43	P1-109	P1-44	P1-110	P1-111	P1-46
1	0	1	0	3	4	NA	NA	NA	NA	NA	NA	NA	NA
1	0	1	1	3	5	P1-79	P1-14	P1-78	P1-82	P1-81	NA	NA	NA
1	1	0	0	4	2	NA	NA	NA	NA	P1-68	NA	NA	NA
1	1	0	1	4	3	P1-18	P1-101	P1-39	P1-83	P1-36	P1-105	P1-40	P1-2
1	1	1	0	4	4	P1-3	P1-86	P1-49	P1-67	P1-70	P1-5	P1-4	P1-69
1	1	1	1	4	5	P1-80	P1-16	P1-95	P1-71	NA	NA	NA	NA

*Outputs presented at the bit no pins are the inputs at the bit no pins associated with the word no/character no.



TP5-4247-013

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																									
<p>3. Word 1, character 2 outputs</p>	<p>a. Strap mux control lines for word 1, character 2.</p> <p>b. Apply logic 1 inputs at inputs associated with word 1, character 2 (see chart).</p> <p style="text-align: center;">Note</p> <p>FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position these switches apply logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 1, character 2 (see chart).</p>	<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>																																										
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">FRONT-PANEL CONTROL</th> <th style="width: 10%;">BIT NO</th> <th style="width: 15%;">INPUTS P1-()</th> <th style="width: 15%;">OUTPUTS P1-()</th> <th style="width: 35%;">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td rowspan="4" style="text-align: center; vertical-align: middle;">1 MHz</td> <td style="text-align: center;">1</td> <td style="text-align: center;">62</td> <td style="text-align: center;">26</td> <td style="text-align: center;">U25, U18</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">127</td> <td style="text-align: center;">28</td> <td style="text-align: center;">U15, U19</td> </tr> <tr> <td style="text-align: center;">4</td> <td style="text-align: center;">63</td> <td style="text-align: center;">29</td> <td style="text-align: center;">U23, U20</td> </tr> <tr> <td style="text-align: center;">8</td> <td style="text-align: center;">128</td> <td style="text-align: center;">94</td> <td style="text-align: center;">U21, U17</td> </tr> <tr> <td rowspan="2" style="text-align: center; vertical-align: middle;">10 MHz</td> <td style="text-align: center;">1</td> <td style="text-align: center;">64</td> <td style="text-align: center;">30</td> <td style="text-align: center;">U24, U11</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">129</td> <td style="text-align: center;">31</td> <td style="text-align: center;">U16, U13</td> </tr> <tr> <td style="text-align: center;">NA</td> <td style="text-align: center;">7</td> <td style="text-align: center;">38</td> <td style="text-align: center;">96</td> <td style="text-align: center;">U22, U12</td> </tr> <tr> <td style="text-align: center;">NA</td> <td style="text-align: center;">8</td> <td style="text-align: center;">103</td> <td style="text-align: center;">104</td> <td style="text-align: center;">U14, R42, U9</td> </tr> </tbody> </table>				FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK	1 MHz	1	62	26	U25, U18	2	127	28	U15, U19	4	63	29	U23, U20	8	128	94	U21, U17	10 MHz	1	64	30	U24, U11	2	129	31	U16, U13	NA	7	38	96	U22, U12	NA	8	103	104	U14, R42, U9
FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK																																								
1 MHz	1	62	26	U25, U18																																								
	2	127	28	U15, U19																																								
	4	63	29	U23, U20																																								
	8	128	94	U21, U17																																								
10 MHz	1	64	30	U24, U11																																								
	2	129	31	U16, U13																																								
NA	7	38	96	U22, U12																																								
NA	8	103	104	U14, R42, U9																																								
<p>4. Word 1, character 3 outputs</p> <p>(Cont)</p>	<p>a. Strap mux control lines for word 1, character 3.</p> <p>b. Apply logic 1 inputs at inputs associated with word 1, character 3 (see chart).</p> <p style="text-align: center;">Note</p> <p>FREQUENCY KHZ switches apply logic 1 inputs in the positions indicated in the chart. In the 0 position, these switches apply logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 1, character 3 (see chart).</p>	<p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>																																										

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																													
<p>7. Word 2, character 2 outputs (Cont)</p>	<p style="text-align: center;">Note</p> <p>RF GAIN switch applies logic 1 input in the position indicated in the chart (positions read as MAX minus X number of positions). In the MAX position, this switch applies logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 2, character 2 (see chart).</p>	<p>Verify that associated outputs are at logic 0.</p>																																														
<table border="1"> <thead> <tr> <th data-bbox="383 720 634 806">FRONT-PANEL CONTROL</th> <th data-bbox="634 720 797 806">BIT NO</th> <th data-bbox="797 720 967 806">INPUTS P1-()</th> <th data-bbox="967 720 1170 806">OUTPUTS P1-()</th> <th data-bbox="1170 720 1419 806">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="383 806 634 884">NA</td> <td data-bbox="634 806 797 884">1</td> <td data-bbox="797 806 967 884">87</td> <td data-bbox="967 806 1170 884">26</td> <td data-bbox="1170 806 1419 884">U25, R69, U18</td> </tr> <tr> <td data-bbox="383 884 634 926">RF GAIN</td> <td data-bbox="634 884 797 926">MAX-1</td> <td data-bbox="797 884 967 926">2</td> <td data-bbox="967 884 1170 926">10</td> <td data-bbox="1170 884 1419 926">U15, R65, U19</td> </tr> <tr> <td data-bbox="383 926 634 968"></td> <td data-bbox="634 926 797 968">MAX-2</td> <td data-bbox="797 926 967 968">3</td> <td data-bbox="967 926 1170 968">75</td> <td data-bbox="1170 926 1419 968">U23, R61, U20</td> </tr> <tr> <td data-bbox="383 968 634 1010"></td> <td data-bbox="634 968 797 1010">MAX-4</td> <td data-bbox="797 968 967 1010">4</td> <td data-bbox="967 968 1170 1010">11</td> <td data-bbox="1170 968 1419 1010">U21, R57, U17</td> </tr> <tr> <td data-bbox="383 1010 634 1094"></td> <td data-bbox="634 1010 797 1094">MAX-8</td> <td data-bbox="797 1010 967 1094">5</td> <td data-bbox="967 1010 1170 1094">76</td> <td data-bbox="1170 1010 1419 1094">U24, R53, U11</td> </tr> <tr> <td data-bbox="383 1094 634 1136">NA</td> <td data-bbox="634 1094 797 1136">6</td> <td data-bbox="797 1094 967 1136">*</td> <td data-bbox="967 1094 1170 1136">31</td> <td data-bbox="1170 1094 1419 1136">U16, U13</td> </tr> <tr> <td data-bbox="383 1136 634 1178">NA</td> <td data-bbox="634 1136 797 1178">7</td> <td data-bbox="797 1136 967 1178">38</td> <td data-bbox="967 1136 1170 1178">96</td> <td data-bbox="1170 1136 1419 1178">U22, U12</td> </tr> <tr> <td data-bbox="383 1178 634 1220">NA</td> <td data-bbox="634 1178 797 1220">8</td> <td data-bbox="797 1178 967 1220">103</td> <td data-bbox="967 1178 1170 1220">104</td> <td data-bbox="1170 1178 1419 1220">U14, R42, U9</td> </tr> </tbody> </table> <p>*Grounded input.</p>		FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK	NA	1	87	26	U25, R69, U18	RF GAIN	MAX-1	2	10	U15, R65, U19		MAX-2	3	75	U23, R61, U20		MAX-4	4	11	U21, R57, U17		MAX-8	5	76	U24, R53, U11	NA	6	*	31	U16, U13	NA	7	38	96	U22, U12	NA	8	103	104	U14, R42, U9		
FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK																																												
NA	1	87	26	U25, R69, U18																																												
RF GAIN	MAX-1	2	10	U15, R65, U19																																												
	MAX-2	3	75	U23, R61, U20																																												
	MAX-4	4	11	U21, R57, U17																																												
	MAX-8	5	76	U24, R53, U11																																												
NA	6	*	31	U16, U13																																												
NA	7	38	96	U22, U12																																												
NA	8	103	104	U14, R42, U9																																												
<p>8. Word 2, character 3 outputs (Cont)</p>	<p>a. Strap mux control lines for word 2, character 3.</p> <p>b. Apply logic 1 inputs at inputs associated with word 2, character 3 (see chart).</p> <p style="text-align: center;">Note</p> <p>AGC switch applies logic 1 input in the position indicated in the chart. In the AGC-SLOW position, this switch applies logic 0 inputs.</p> <p>c. Apply logic 0 inputs at inputs associated with word 2, character 3 (see chart).</p>	<p style="text-align: center;">Note</p> <p>Grounded input as noted in chart will always be logic 0 output.</p> <p>Verify that associated outputs are at logic 1.</p> <p>Verify that associated outputs are at logic 0.</p>																																														

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL																																													
8. Word 2, character 3 outputs (Cont)	<table border="1"> <thead> <tr> <th data-bbox="446 415 704 487">FRONT-PANEL CONTROL</th> <th data-bbox="709 415 867 487">BIT NO</th> <th data-bbox="872 415 1040 487">INPUTS P1-()</th> <th data-bbox="1045 415 1232 487">OUTPUTS P1-()</th> <th data-bbox="1237 415 1487 487">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="446 520 704 554">AGC-FAST (B)</td> <td data-bbox="709 520 867 554">1</td> <td data-bbox="872 520 1040 554">20</td> <td data-bbox="1045 520 1232 554">26</td> <td data-bbox="1237 520 1487 554">U25, U18</td> </tr> <tr> <td data-bbox="446 575 704 609">AGC-OFF (B)</td> <td data-bbox="709 575 867 609">2</td> <td data-bbox="872 575 1040 609">19</td> <td data-bbox="1045 575 1232 609">28</td> <td data-bbox="1237 575 1487 609">U15, U19</td> </tr> <tr> <td data-bbox="446 630 704 663">AGC-FAST (A)</td> <td data-bbox="709 630 867 663">3</td> <td data-bbox="872 630 1040 663">85</td> <td data-bbox="1045 630 1232 663">29</td> <td data-bbox="1237 630 1487 663">U23, U20</td> </tr> <tr> <td data-bbox="446 684 704 718">AGC-OFF (A)</td> <td data-bbox="709 684 867 718">4</td> <td data-bbox="872 684 1040 718">84</td> <td data-bbox="1045 684 1232 718">94</td> <td data-bbox="1237 684 1487 718">U21, U17</td> </tr> <tr> <td data-bbox="446 739 704 772">NA</td> <td data-bbox="709 739 867 772">5</td> <td data-bbox="872 739 1040 772">37</td> <td data-bbox="1045 739 1232 772">30</td> <td data-bbox="1237 739 1487 772">U24, U11</td> </tr> <tr> <td data-bbox="446 793 704 827">NA</td> <td data-bbox="709 793 867 827">6</td> <td data-bbox="872 793 1040 827">106</td> <td data-bbox="1045 793 1232 827">31</td> <td data-bbox="1237 793 1487 827">U16, U13</td> </tr> <tr> <td data-bbox="446 848 704 882">NA</td> <td data-bbox="709 848 867 882">7</td> <td data-bbox="872 848 1040 882">41</td> <td data-bbox="1045 848 1232 882">96</td> <td data-bbox="1237 848 1487 882">U22, U12</td> </tr> <tr> <td data-bbox="446 903 704 936">NA</td> <td data-bbox="709 903 867 936">8</td> <td data-bbox="872 903 1040 936">*</td> <td data-bbox="1045 903 1232 936">104</td> <td data-bbox="1237 903 1487 936">U14, U9</td> </tr> </tbody> </table>			FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK	AGC-FAST (B)	1	20	26	U25, U18	AGC-OFF (B)	2	19	28	U15, U19	AGC-FAST (A)	3	85	29	U23, U20	AGC-OFF (A)	4	84	94	U21, U17	NA	5	37	30	U24, U11	NA	6	106	31	U16, U13	NA	7	41	96	U22, U12	NA	8	*	104	U14, U9		
	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK																																													
	AGC-FAST (B)	1	20	26	U25, U18																																													
	AGC-OFF (B)	2	19	28	U15, U19																																													
	AGC-FAST (A)	3	85	29	U23, U20																																													
	AGC-OFF (A)	4	84	94	U21, U17																																													
	NA	5	37	30	U24, U11																																													
	NA	6	106	31	U16, U13																																													
	NA	7	41	96	U22, U12																																													
NA	8	*	104	U14, U9																																														
*Grounded input.																																																		
9. Word 2, character 4 outputs	a. Strap mux control lines for word 2, character 4. b. Apply logic 1 inputs at inputs associated with word 2, character 4 (see chart). <div style="text-align: center; border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;"> <i>Note</i> </div> MODE switch and/or BANDWIDTH switch applies logic 1 input in the position indicated in the chart. In the LSB position, the MODE switch applies logic 0 inputs. c. Apply logic 0 inputs at inputs associated with word 2, character 4 (see chart).			Verify that associated outputs are at logic 1. Verify that associated outputs are at logic 0.																																														
	<table border="1"> <thead> <tr> <th data-bbox="446 1486 760 1549">FRONT-PANEL CONTROL (MODE)</th> <th data-bbox="764 1486 911 1549">BIT NO</th> <th data-bbox="915 1486 1062 1549">INPUTS P1-()</th> <th data-bbox="1066 1486 1213 1549">OUTPUTS P1-()</th> <th data-bbox="1218 1486 1487 1549">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="446 1583 760 1612">SSB/CW-USB or USB</td> <td data-bbox="764 1583 911 1612">1</td> <td data-bbox="915 1583 1062 1612">32</td> <td data-bbox="1066 1583 1213 1612">26</td> <td data-bbox="1218 1583 1487 1612">U25, R70, U18</td> </tr> <tr> <td data-bbox="446 1623 760 1652">SSB/CW-LSB or LSB</td> <td data-bbox="764 1623 911 1652">2</td> <td data-bbox="915 1623 1062 1652">97</td> <td data-bbox="1066 1623 1213 1652">28</td> <td data-bbox="1218 1623 1487 1652">U15, R66, U19</td> </tr> <tr> <td data-bbox="446 1663 760 1692">*SSB/CW-A</td> <td data-bbox="764 1663 911 1692">3</td> <td data-bbox="915 1663 1062 1692">33</td> <td data-bbox="1066 1663 1213 1692">29</td> <td data-bbox="1218 1663 1487 1692">U23, R62, U20</td> </tr> <tr> <td data-bbox="446 1703 760 1732">*SSB/CW-B</td> <td data-bbox="764 1703 911 1732">4</td> <td data-bbox="915 1703 1062 1732">98</td> <td data-bbox="1066 1703 1213 1732">94</td> <td data-bbox="1218 1703 1487 1732">U21, R58, U17</td> </tr> <tr> <td data-bbox="446 1743 760 1772">*SSB/CW-C</td> <td data-bbox="764 1743 911 1772">5</td> <td data-bbox="915 1743 1062 1772">34</td> <td data-bbox="1066 1743 1213 1772">30</td> <td data-bbox="1218 1743 1487 1772">U24, R54, U11</td> </tr> <tr> <td data-bbox="446 1782 760 1812">*SSB/CW-D</td> <td data-bbox="764 1782 911 1812">6</td> <td data-bbox="915 1782 1062 1812">35</td> <td data-bbox="1066 1782 1213 1812">31</td> <td data-bbox="1218 1782 1487 1812">U16, R50, U13</td> </tr> <tr> <td data-bbox="446 1822 760 1852">*SSB/CW-E</td> <td data-bbox="764 1822 911 1852">7</td> <td data-bbox="915 1822 1062 1852">99</td> <td data-bbox="1066 1822 1213 1852">96</td> <td data-bbox="1218 1822 1487 1852">U22, R47, U12</td> </tr> <tr> <td data-bbox="446 1862 760 1892">*SSB/CW-16</td> <td data-bbox="764 1862 911 1892">8</td> <td data-bbox="915 1862 1062 1892">100</td> <td data-bbox="1066 1862 1213 1892">104</td> <td data-bbox="1218 1862 1487 1892">U14, R44, U9</td> </tr> </tbody> </table>			FRONT-PANEL CONTROL (MODE)	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK	SSB/CW-USB or USB	1	32	26	U25, R70, U18	SSB/CW-LSB or LSB	2	97	28	U15, R66, U19	*SSB/CW-A	3	33	29	U23, R62, U20	*SSB/CW-B	4	98	94	U21, R58, U17	*SSB/CW-C	5	34	30	U24, R54, U11	*SSB/CW-D	6	35	31	U16, R50, U13	*SSB/CW-E	7	99	96	U22, R47, U12	*SSB/CW-16	8	100	104	U14, R44, U9		
	FRONT-PANEL CONTROL (MODE)	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK																																													
	SSB/CW-USB or USB	1	32	26	U25, R70, U18																																													
	SSB/CW-LSB or LSB	2	97	28	U15, R66, U19																																													
	*SSB/CW-A	3	33	29	U23, R62, U20																																													
	*SSB/CW-B	4	98	94	U21, R58, U17																																													
	*SSB/CW-C	5	34	30	U24, R54, U11																																													
	*SSB/CW-D	6	35	31	U16, R50, U13																																													
	*SSB/CW-E	7	99	96	U22, R47, U12																																													
*SSB/CW-16	8	100	104	U14, R44, U9																																														
*SSB/CW applicable only on receiver control.																																																		

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE	NORMAL INDICATION	IF INDICATION IS ABNORMAL																																												
10. Word 2, character 5 outputs	a. Strap mux control lines for word 2, character 5. b. Apply logic 1 inputs at inputs associated with word 2, character 5 (see chart). <div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;">Note</div> MODE switch applies logic 1 input in the position indicated in the chart. In any other position, the MODE switch applies logic 0 input. c. Apply logic 0 inputs at inputs associated with word 2, character 5 (see chart).	Verify that associated outputs are at logic 1. Verify that associated outputs are at logic 0.																																													
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">FRONT-PANEL CONTROL (MODE)</th> <th style="width: 10%;">BIT NO</th> <th style="width: 15%;">INPUTS P1-()</th> <th style="width: 15%;">OUTPUTS P1-()</th> <th style="width: 35%;">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td>NA</td> <td>1</td> <td>21</td> <td>26</td> <td>U25, R71, U18</td> </tr> <tr> <td>NA</td> <td>2</td> <td>91</td> <td>28</td> <td>U15, R67, U19</td> </tr> <tr> <td>NA</td> <td>3</td> <td>92</td> <td>29</td> <td>U23, R63, U20</td> </tr> <tr> <td>ISB</td> <td>4</td> <td>74</td> <td>94</td> <td>U21, R59, U17</td> </tr> <tr> <td>*CW</td> <td>5</td> <td>9</td> <td>30</td> <td>U24, R55, U11</td> </tr> <tr> <td>CW, LSB, USB, ISB, or SSB/CW</td> <td>6</td> <td>72</td> <td>31</td> <td>U16, R51, U13</td> </tr> <tr> <td>AM</td> <td>7</td> <td>8</td> <td>96</td> <td>U22, R48, U12</td> </tr> <tr> <td>NA</td> <td>8</td> <td>73</td> <td>104</td> <td>U14, R45, U9</td> </tr> </tbody> </table> <p>*CW applicable only on exciter control and receiver-exciter control.</p>	FRONT-PANEL CONTROL (MODE)	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK	NA	1	21	26	U25, R71, U18	NA	2	91	28	U15, R67, U19	NA	3	92	29	U23, R63, U20	ISB	4	74	94	U21, R59, U17	*CW	5	9	30	U24, R55, U11	CW, LSB, USB, ISB, or SSB/CW	6	72	31	U16, R51, U13	AM	7	8	96	U22, R48, U12	NA	8	73	104	U14, R45, U9	
FRONT-PANEL CONTROL (MODE)	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK																																											
NA	1	21	26	U25, R71, U18																																											
NA	2	91	28	U15, R67, U19																																											
NA	3	92	29	U23, R63, U20																																											
ISB	4	74	94	U21, R59, U17																																											
*CW	5	9	30	U24, R55, U11																																											
CW, LSB, USB, ISB, or SSB/CW	6	72	31	U16, R51, U13																																											
AM	7	8	96	U22, R48, U12																																											
NA	8	73	104	U14, R45, U9																																											
11. Word 3, character 2 outputs (Cont)	a. Strap mux control lines for word 3, character 2. b. Apply logic 1 inputs at inputs associated with word 3, character 2 (see chart). c. Apply logic 0 inputs at inputs associated with word 3, character 2 (see chart).	<div style="border: 1px solid black; padding: 2px; width: fit-content; margin: 10px auto;">Note</div> Grounded input as noted in chart will always be logic 0 output. Verify that associated outputs are at logic 1. Verify that associated outputs are at logic 0.																																													

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL																																																
11. Word 3, character 2 outputs (Cont)	<table border="1"> <thead> <tr> <th data-bbox="472 390 724 478">FRONT-PANEL CONTROL</th> <th data-bbox="724 390 889 478">BIT NO</th> <th data-bbox="889 390 1060 478">INPUTS P1-()</th> <th data-bbox="1060 390 1252 478">OUTPUTS P1-()</th> <th data-bbox="1252 390 1503 478">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="472 478 724 548">NA</td> <td data-bbox="724 478 889 548">1</td> <td data-bbox="889 478 1060 548">112</td> <td data-bbox="1060 478 1252 548">26</td> <td data-bbox="1252 478 1503 548">U18, R103, U25</td> </tr> <tr> <td data-bbox="472 548 724 617">NA</td> <td data-bbox="724 548 889 617">2</td> <td data-bbox="889 548 1060 617">47</td> <td data-bbox="1060 548 1252 617">28</td> <td data-bbox="1252 548 1503 617">U19, R97, R15</td> </tr> <tr> <td data-bbox="472 617 724 686">NA</td> <td data-bbox="724 617 889 686">3</td> <td data-bbox="889 617 1060 686">113</td> <td data-bbox="1060 617 1252 686">29</td> <td data-bbox="1252 617 1503 686">U20, R91, U23</td> </tr> <tr> <td data-bbox="472 686 724 756">NA</td> <td data-bbox="724 686 889 756">4</td> <td data-bbox="889 686 1060 756">48</td> <td data-bbox="1060 686 1252 756">94</td> <td data-bbox="1252 686 1503 756">U17, R86, U21</td> </tr> <tr> <td data-bbox="472 756 724 825">NA</td> <td data-bbox="724 756 889 825">5</td> <td data-bbox="889 756 1060 825">107</td> <td data-bbox="1060 756 1252 825">30</td> <td data-bbox="1252 756 1503 825">U11, R81, U24</td> </tr> <tr> <td data-bbox="472 825 724 894">NA</td> <td data-bbox="724 825 889 894">6</td> <td data-bbox="889 825 1060 894">*</td> <td data-bbox="1060 825 1252 894">31</td> <td data-bbox="1252 825 1503 894">U13, U16</td> </tr> <tr> <td data-bbox="472 894 724 963">NA</td> <td data-bbox="724 894 889 963">7</td> <td data-bbox="889 894 1060 963">38</td> <td data-bbox="1060 894 1252 963">96</td> <td data-bbox="1252 894 1503 963">U12, U22</td> </tr> <tr> <td data-bbox="472 963 724 1033">NA</td> <td data-bbox="724 963 889 1033">8</td> <td data-bbox="889 963 1060 1033">103</td> <td data-bbox="1060 963 1252 1033">104</td> <td data-bbox="1252 963 1503 1033">U9, R42, U14</td> </tr> </tbody> </table>			FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK	NA	1	112	26	U18, R103, U25	NA	2	47	28	U19, R97, R15	NA	3	113	29	U20, R91, U23	NA	4	48	94	U17, R86, U21	NA	5	107	30	U11, R81, U24	NA	6	*	31	U13, U16	NA	7	38	96	U12, U22	NA	8	103	104	U9, R42, U14	*Grounded input.				
	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK																																																
	NA	1	112	26	U18, R103, U25																																																
	NA	2	47	28	U19, R97, R15																																																
	NA	3	113	29	U20, R91, U23																																																
	NA	4	48	94	U17, R86, U21																																																
	NA	5	107	30	U11, R81, U24																																																
	NA	6	*	31	U13, U16																																																
	NA	7	38	96	U12, U22																																																
NA	8	103	104	U9, R42, U14																																																	
12. Word 3, character 3 outputs	a. Strap mux control lines for word 3, character 3. b. Apply logic 1 inputs at inputs associated with word 3, character 3 (see chart). c. Apply logic 0 inputs at inputs associated with word 3, character 3 (see chart).			Verify that associated outputs are at logic 1. Verify that associated outputs are at logic 0.																																																	
	<table border="1"> <thead> <tr> <th data-bbox="472 1325 724 1423">FRONT-PANEL CONTROL</th> <th data-bbox="724 1325 889 1423">BIT NO</th> <th data-bbox="889 1325 1060 1423">INPUTS P1-()</th> <th data-bbox="1060 1325 1252 1423">OUTPUTS P1-()</th> <th data-bbox="1252 1325 1503 1423">IF ABNORMAL CHECK</th> </tr> </thead> <tbody> <tr> <td data-bbox="472 1423 724 1493">NA</td> <td data-bbox="724 1423 889 1493">1</td> <td data-bbox="889 1423 1060 1493">42</td> <td data-bbox="1060 1423 1252 1493">26</td> <td data-bbox="1252 1423 1503 1493">U18, R104, U25</td> </tr> <tr> <td data-bbox="472 1493 724 1562">NA</td> <td data-bbox="724 1493 889 1562">2</td> <td data-bbox="889 1493 1060 1562">108</td> <td data-bbox="1060 1493 1252 1562">28</td> <td data-bbox="1252 1493 1503 1562">U19, R98, U15</td> </tr> <tr> <td data-bbox="472 1562 724 1631">NA</td> <td data-bbox="724 1562 889 1631">3</td> <td data-bbox="889 1562 1060 1631">43</td> <td data-bbox="1060 1562 1252 1631">29</td> <td data-bbox="1252 1562 1503 1631">U20, R92, U23</td> </tr> <tr> <td data-bbox="472 1631 724 1701">NA</td> <td data-bbox="724 1631 889 1701">4</td> <td data-bbox="889 1631 1060 1701">109</td> <td data-bbox="1060 1631 1252 1701">94</td> <td data-bbox="1252 1631 1503 1701">U17, R87, U21</td> </tr> <tr> <td data-bbox="472 1701 724 1770">NA</td> <td data-bbox="724 1701 889 1770">5</td> <td data-bbox="889 1701 1060 1770">44</td> <td data-bbox="1060 1701 1252 1770">30</td> <td data-bbox="1252 1701 1503 1770">U11, R82, U24</td> </tr> <tr> <td data-bbox="472 1770 724 1839">NA</td> <td data-bbox="724 1770 889 1839">6</td> <td data-bbox="889 1770 1060 1839">110</td> <td data-bbox="1060 1770 1252 1839">31</td> <td data-bbox="1252 1770 1503 1839">U13, R78, U16</td> </tr> <tr> <td data-bbox="472 1839 724 1908">NA</td> <td data-bbox="724 1839 889 1908">7</td> <td data-bbox="889 1839 1060 1908">111</td> <td data-bbox="1060 1839 1252 1908">96</td> <td data-bbox="1252 1839 1503 1908">U12, R75, U22</td> </tr> <tr> <td data-bbox="472 1908 724 1978">NA</td> <td data-bbox="724 1908 889 1978">8</td> <td data-bbox="889 1908 1060 1978">46</td> <td data-bbox="1060 1908 1252 1978">104</td> <td data-bbox="1252 1908 1503 1978">U9, R72, U14</td> </tr> </tbody> </table>			FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK	NA	1	42	26	U18, R104, U25	NA	2	108	28	U19, R98, U15	NA	3	43	29	U20, R92, U23	NA	4	109	94	U17, R87, U21	NA	5	44	30	U11, R82, U24	NA	6	110	31	U13, R78, U16	NA	7	111	96	U12, R75, U22	NA	8	46	104	U9, R72, U14					
	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK																																																
	NA	1	42	26	U18, R104, U25																																																
	NA	2	108	28	U19, R98, U15																																																
	NA	3	43	29	U20, R92, U23																																																
	NA	4	109	94	U17, R87, U21																																																
	NA	5	44	30	U11, R82, U24																																																
	NA	6	110	31	U13, R78, U16																																																
NA	7	111	96	U12, R75, U22																																																	
NA	8	46	104	U9, R72, U14																																																	

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL
15. Word 4, character 2 outputs (Cont)	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK
	NA	1	*	26	U18, U25
	NA	2	*	28	U19, U15
	NA	3	*	29	U20, U23
	NA	4	*	94	U17, U21
	KEY-LOCK	5	68	30	U11, R12, U24
	NA	6	*	31	U13, U16
	NA	7	38	96	U12, U22
	NA	8	103	104	U9, R42, U14
*Grounded input.					
16. Word 4, character 3 outputs	a. Strap mux control lines for word 4, character 3.			Verify that associated outputs are at logic 1.	
	b. Apply logic 1 inputs at inputs associated with word 4, character 3 (see chart).				
	c. Apply logic 0 inputs at inputs associated with word 4, character 3 (see chart).				
	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK
	NA	1	18	26	U18, R106, U25
	NA	2	101	28	U19, R100, U15
	NA	3	39	29	U20, R94, U23
	NA	4	83	94	U17, R88, U21
	NA	5	36	30	U11, R84, U24
	NA	6	105	31	U13, R79, U16
NA	7	40	96	U12, R76, U22	
NA	8	2	104	U9, R73, U14	

Table 1. Parallel Input, Testing and Troubleshooting Procedures (Cont).

TEST	PROCEDURE			NORMAL INDICATION	IF INDICATION IS ABNORMAL
	FRONT-PANEL CONTROL	BIT NO	INPUTS P1-()	OUTPUTS P1-()	IF ABNORMAL CHECK
18. Word 4, character 5 outputs (Cont)	NA	1	80	26	U18, R108, U25
	NA	2	16	28	U19, R102, CR24, C28, U15
	NA	3	95	29	U20, R96, U23
	NA	4	71	94	U17, R90, U21
	NA	5	*	30	U11, U24
	NA	6	*	31	U13, U16
	NA	7	*	96	U12, U22
	NA	8	*	104	U9, U14
	*Grounded input.				

4. REPAIR

Repair of the parallel input card is accomplished using standard maintenance and planar card repair procedures. Refer to the maintenance section of this instruction book for planar card repair procedures.

5. PARTS LIST/DIAGRAMS

This paragraph assists in identification, requisition, and issuance of parts and in maintenance of the equipment. A parts location illustration, schematic diagram, parts list tabulation, and modification history are included in the schematic diagram, figure 4. The parts location illustration is a design engineering drawing that shows exact component placement on the circuit cards.


Use the reference designator indicated on schematic and parts location diagram to locate parts in the parts

list tabulation. The Collins part number and description are listed for each reference designator.

Modifications are identified by an alphanumeric identifier assigned to each design change. These identifiers are referenced in the DESCRIPTION column of the parts list in parentheses and on the schematic diagram inside an arrow that points to the change. Each change relates to the revision identifier (REV) stamped on the circuit card/subassembly and is listed in the EFFECTIVITY column of the modification history.

Listed below are the circuit cards/subassemblies with the latest effectivity covered by these instructions.

<u>CIRCUIT CARD/ SUBASSEMBLY</u>	<u>COLLINS PART NUMBER</u>	<u>LATEST EFFECTIVITY</u>
Parallel input	635-0751-001	REV N
Parallel input	635-0751-002	REV M



Parallel Input, Schematic Diagram
Figure 4 (Sheet 1 of 8)

PARTS LIST


MODIFICATION HISTORY

REF DES	DESCRIPTION	COLLINS PART NO	USABLE ON CODE	REVISION IDENT	DESCRIPTION OF REVISION AND REASON FOR CHANGE	EFFECTIVITY
CR1-CR24	PARALLEL INPUT 635-0751-001		A	A1	Changed C15 from 4.7µF to 1.0µF.	REV C and above
CR25, CR26	PARALLEL INPUT 635-0751-002		B			
C1, C2	SEMICOND DEVICE, 1N4454	353-3644-010	A	A2	Changed C28 from 1.0µF to 4.7µF.	REV D and above
C3-C14	CAPACITOR, FXD, ELCTL, 1µF, 20%, 35V	184-9102-350	A	A3	Added R111, 1MΩ and C29, 4.7µF.	REV E and above
C15	CAPACITOR, FXD, CER DIEL, 1000PF, 20%, 50V	913-3279-680	A			
C15	CAPACITOR, FXD, ELCTL, 4.7µF, 20%, 35V (A1)	184-9102-390	A			
C15	CAPACITOR, FXD, ELCTL, 1µF, 20%, 35V	184-9102-350	A			
C15	CAPACITOR, FXD, ELCTL, 1µF, 20%, 35V	184-9102-350	B			
C16-C19	CAPACITOR, FXD, ELCTL, 1µF, 20%, 35V	184-9102-350	A			
C20-C23	CAPACITOR, FXD, CER DIEL, 1000PF, 10%, 200V	913-4018-000	A			
C24	CAPACITOR, FXD, MICA DIEL, 1000PF, 5%, 500V	912-3879-000	A			
C25-C27	CAPACITOR, FXD, CER DIEL, 0.1µF, 20%, 50V	913-3279-680	A			
C28	CAPACITOR, FXD, ELCTL, 1µF, 20%, 35V (A2)	184-9102-350	A	A4	Added CR25, 1N4454 and CR28, 1N4454.	635-0751-001, REV K and above
C28	CAPACITOR, FXD, ELCTL, 4.7µF, 20%, 35V	184-9102-390	B			
C28	CAPACITOR, FXD, ELCTL, 4.7µF, 20%, 35V	184-9102-390	B			
C29	CAPACITOR, FXD, ELCTL, 4.7µF, 20%, 35V (A3)	184-9102-390	A			
C29	CAPACITOR, FXD, ELCTL, 1µF, 20%, 35V	184-9102-350	B			
L1	COIL, RF, 1000µH	240-2540-000				
R1-R12	RESISTOR, FXD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0821-000				
R13-R25	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000				
R26	RESISTOR, FXD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0821-000				
R27, R28	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0821-000				
R29	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000				
R30-R32	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0821-000				
R33	RESISTOR, FXD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0857-000				
R34-R36	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0821-000				
R37	RESISTOR, FXD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0821-000				
R38-R40	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000				
R41	RESISTOR, FXD, CMPSN, 0.10MΩ, 10%, 1/4W	745-0821-000				
R42-R108	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0821-000				
R109	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0857-000				
R110	RESISTOR, FXD, CMPSN, 4.7kΩ, 10%, 1/4W	745-0773-000				
R111	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W	745-0821-000	A			
R111	RESISTOR, FXD, CMPSN, 1MΩ, 10%, 1/4W (A3)	745-0821-000	B			
TP1	JACK, TIP, BRN	380-0484-070				
TP2	JACK, TIP, BRN	380-0484-070				
TP3	JACK, TIP, ORN	380-0484-050				
TP4	JACK, TIP, ORN	380-0484-050				
TP5	JACK, TIP, YEL	380-0484-060				
UI-U5	INTEGRATED CKT, MC14528BCP	351-8421-020				
UI-U8	INTEGRATED CKT, F4030BPC	351-8159-190				
U9	INTEGRATED CKT, MC14512CP	351-8420-020				
U10	INTEGRATED CKT, F4048BPC	351-8159-210				
U11-U25	INTEGRATED CKT, MC14512CP	351-8420-020				

Note


The preceding modification history effectivities apply only to the 635-0751-001. Preceding modifications are included in all 635-0751-002 cards.

Parallel Input, Schematic Diagram
Figure 4 (Sheet 2)




637-2365
TP4-9748-016 SH1

Parallel Input (635-0751-001), Schematic Diagram
Figure 4 (Sheet 3)



637-2365
TP4-9748-016 SH 2

Parallel Input (635-0751-001), Schematic Diagram
Figure 4 (Sheet 4)




Parallel Input (685-0751-001), Schematic Diagram
Figure 4 (Sheet 5)


NOTES:

- ① CONTROL/MONITOR DATA BITS TO SERIAL INTERFACE CARD.
- ② THESE FUNCTIONS ARE APPLICABLE ONLY TO RCVR, EXCTR, AND RCVR-EXCTR.
- ③ THESE FUNCTIONS ARE APPLICABLE ONLY TO RCVR CONTROL, EXCTR CONTROL, AND RCVR-EXCTR CONTROL.
- ④ UNLESS OTHERWISE SPECIFIED; RESISTANCE VALUES ARE IN OHMS, CAPACITANCE VALUES ARE IN MICROFARADS, AND DIODES ARE TYPE 1N4454.
- ⑤ PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATION, PREFIX WITH UNIT AND/OR ASSEMBLY DESIGNATION.
- ⑥ THE FOLLOWING PINS ARE CONNECTED TO TWO DIFFERENT CHARACTERS AND ARE SHOWN TWICE FOR SIMPLICITY OF CHARACTER DEFINITION 4, 5, 39, 70, AND 105.
- ⑦

U. NO.	TYPE	POWER (V. DC)
U1-U5	MC14528BCP	+5 GND 8
U6-U8	F4030BPC	14 7
U9, U11-U25	MC14512CP	16 8
U10	F4049BPC	1 8




Parallel Input (635-0751-002), Schematic Diagram Figure 4 (Sheet 6)



Parallel Input (685-0751-002), Schematic Diagram
Figure 4 (Sheet 7)

TPA-0371-016 SH. 2



Parallel Input (635-0751-002), Schematic Diagram
Figure 4 (Sheet 8)